Following are some highlights covered in this paper: (1) a record, total-area efficiency of 17.7% has been achieved for a thin-film CulnGaSe, (CIGS) solar cell fabricated by NREL scientists; (2) a total-area efficiency of 12.4% for a thin-film CulnSe, (CIS) solar cell fabricated by International Solar Electric Technology (ISET), where the CIS absorber layer was deposited by a non-vacuum technique; (3) an aperture-area efficiency of 13.0% for two thin-film ClGS minimodules (40.4 and 50 cm2) fabricated by Solarex and jointly by Siemens Solar Industries and ShowaShell, respectively; (4) fabrication by Solar Cells, Inc. of a 9.1% efficient, 6728-cm2 area CdTe module; (5) installation of four nominal I-kW and two nominal 10-kW thin-film CdTe grid-connected PV arrays by Solar Cells, Inc.; (6) installation of two nominal 25-kW thin-film CdTe PV arrays by Golden Photon Inc., and Solar Cells, Inc.; and (7) commissioning of a 2-MW thin-film cadmium telluride (CdTe) manufacturing plant by Golden Photon. Higher Efficiency with Ga-Alloyed CulnSe,
Since the last IEEE meeting in Hawaii, university and industry groups have focused their efforts on ClGS films and devices. Ga alloying made it much easier to achieve cells with higher open-circuit voltages (Vm). However, shortcircuit current densities (Jsc) have frequently suffered with Ga alloying [I]. Most groups obtained their own champion cell results with absorber layers having an effective bandgap of 1 .I to 1.2 eV. This corresponds to a Ga/(Ga+ln) atomic ratio of 25% to 30%. In many Instances, the Ga content of the absorbers is graded, either accidentally (the Ga tends to accumulate near the rear or MO contact of the absorber) or deliberately, by introducing a Ga profile. Several Ga profiles, as well as absorbers with more or less Ga grading, have allowed researchers to achieve cells with high efficiencies. Table 1 summarizes selected results of cells from various university and industry groups measured at NREL. Aside from making it easier for all groups to obtain cells with high V , , , Ga alloying has also improved the areal uniformity of cell efficiencies and the adhesion of the absorber layers to the MO contacts, although Ga alloying has not completely eliminated all delamination problems. A highlight of Table 1 is the NREL world-record 17.7% ClGS cell, the highest efficiency for any thin-film cell. Details of the cell are covered elsewhere in this Proceedings.
Higher Ga alloy contents corresponding to absorber bandgaps >1.2 eV have in the past caused a more significant deterioration of the solar-cell currents and fill Cell work to quahfy deposition processes non-vacuumdeposited CIS
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CulnS, and in pentenary alloys. This raises the question whether the worsening of device performance with increasing bandgap or Ga-or S-alloying may be linked to something besides defects introduced by the alloying elements. In addition to progress within the individual research groups, there has also been a significant exchange of materials between university and industry groups. Although initially some university groups objected to investigating ClGS (arguing that it would make more sense to understand the CIS system first), the use of Ga alloys has advanced device performance at all levels for all groups. As an exception, ISET obtained remarkable cell results for an un-alloyed CIS cell deposited by a non-vacuum deposition process (see Table I ), and Siemens' standard absorber is a doublegraded pentenary Cu(ln,Ga)(S,Se), alloy.
Thin-Film Partnership Teamed ClGS Research
The DOEINREL's Thin-Film Partnership Program has organized two CIS research teams: the "junction" and the "absorber" teams. The two CIS teams have exchanged samples for analyses and device completion. Two comprehensive documents were generated that provide the structural, compositional, and luminescence properties of these absorbers. Despite the substantial compilation of materials data, it remains difficult to recognize material attributes that would predict good device performance. It also should be emphasized that the exercise of cross-processing layers into cells has revealed that each layer must be optimized in conjunction with the other layers. For example, although both NREL and Siemens Solar have obtained high-efficiency cells, the cell efficiencies were usually lower when NREL deposited its own ZnO on CIGSS-coated substrates provided by Siemens, or when Siemens deposited its ZnO on NREL absorbers. The current-voltage measurements for most samples were carried out at IEC, whereas the compositional and structural analyses were mostly done at NREL. To build on their early cross-cutting work, the Partnership's CIS teams are now being organized into smaller teams focused on specific problems. The teams initiated a systematic study of investigating the advantages of the chemical bath deposition (CBD) process by replacing it with a physical vapor deposition process. It was found that the exposure to the bath's background solution (CBD solution without thiourea)
alone (prior to the evaporation of the CdS layer) positively affects the performance [4] . In general, it appears much easier to obtain high CIS cell efficiencies using CBD CdS. Attempts to entirely eliminate the CdS layer are under way. A very remarkable result was achieved in the Siemens/ Showa-Shell collaboration described below. Presently, it is not clear whether eventually appropriately treated CIS/ZnO junctions will achieve the same device performance as can be obtained today only by using a CdS layer, or whether other buffer layers, such as those investigated by the Stuttgart group [5], will be needed.
U Soulh Flonda (USF)
Colorado State U (CSU) The thin-CdS team initiated a round-robin experiment where all groups provided cells with different CdS-layer thicknesses. This experiment was driven by the quest to reduce optical losses in the CdS, to increase Jsc. Also, the 15.8%-efficient USF cells (prepared at high temperatures) had successfully employed thin CdS layers. The results of the CdS-thickness study were that in most instances a thinning of the CdS layer increased the blue response of the cells. However, sometimes V , and FF were reduced in the cells with the thinner CdS. Further, an "unknown" loss of J , , was frequently observed (typically 1-5 m"?),
i.e., a reduction in quantum efficiency for all wavelengths greater than approximately 500 nm [7] . Presently it is unclear what is the mechanism for this loss and why this loss was minimized in the q = 15.8% USF cells. Recent cell processing has revealed that it is probably beneficial for the surface of the SnO, superstrate to be quite resistive. A dual SnO, layer had been used by the USF group for a long time. Other groups have adopted this processing. The main effect is an increase in V , , especially when the CdS layer is thin. It is presently not well understood why the resistive layer is beneficial, but it appears to be a genuine observation in all technologies that the emitter or window layer of the cells should be quite resistive to achieve good values for V, , [8] .Significant effort was also devoted to improve the CdTeImetal-contact interface. In this area, several groups use proprietary recipes ("treatments" of the CdTe surface) or buffer layers that enhance cell performance and stability. IEC developed a new metallization procedure that involves the application of a thin Cu layer, low-temperature annealing, and an etch step to remove the excess Cu [9] . Cu "doping" of the rear contact improves the device performance, but also leads to cell degradation. As in the case of CIS, it was realized that the optimum rear contacting scheme depended on the other layers of the cell. Thus, during round-robin sample exchanges, IEC's contacting procedure produced device results that were sometimes superior and sometimes inferior that other groups obtained using their own optimized CdSICdTelcontact combinations. 
Sevapor
Progress at the minimodule and module level has also been encouraging. Tables 5 and 6 summarize the minimodule and module performance of several groups worldwide. Thus far, in a joint effort by SSI and Showa-Shell, an aperture-area efficiency of 13.0% has been verified by NREL. Graded CiGSS has been used as the absorber layer. The thin-CdS layer was replaced by a Zn-based buffer layer. A similar 13%-efficiency result, but with CdS, was achieved What are the critical-path issues in relation to "firsttime" manufacturing success? Table 8 summarizes six of the key issues.
Success in resolving these issues will determine if either or both CdTe and CIS will be successfully manufactured. No timeframe is assumed for these activities. Those who are first to address them will carry the enhanced burden of facing them sooner than others. They will also own the business opportunity of leading those who do not follow aggressive commercialization paths.
An issue implicit in the above is that of "technology base." It is because the technology base of these innovative PV materials is relatively sparse that they sustain such high risks during important transitions (e.g., to first-time manufacturing). Although the sparse technology base cannot be identified as a "critical path" issue (due to its ambiguous nature), progress to improve it is highly important for manufacturing success.
Several of the issues/opportunities in the tables require further clarification. CIS and its alloys have been used with spectacular success to make solar cells. Numerous creative processes and device designs (including compositional and deposition temperature gradients) have been exploited, so that a goal of 20% efficiency now seems reasonable. However, scale-up to manufacturing has been slow and problematic. Amidst the wealth of CIS-alloy process choices, companies must find the right one. To this point, no one can be certain that they have chosen correctly.
The "champion" efficiency of CdTe has not improved lately. Although work to ensure the general use of thin CdS is important for moving the field toward 16%, something new-probably in terms of voltage, perhaps through alloy gradients and better contacts-will be needed to bring CdTe toward 20% efficiency.
It will be awhile before either CdTe or CIS can fully reach their cost potential. Both will be preoccupied with the transition to first-time manufacturing. However, once this transition is made, strong focus on process improvements wifl be essential. These should result in costs dropping below $100/m2, and eventually towards the $50/m2 level. CIS alloys with Ga and S move the bandgap towards 1.5 eV. This not only has substantial cellperformance benefits, it has substantial manufacturing and outdoor module performance benefits. Manufacturing advantages from lower current densities are fewer scribes per module and better performance from typical TCOs. Although this research opportunity is not crucial in the nearterm (and some work is already being done), it is likely that work in the future will move in the direction of higherbandgap alloys.
Neither CIS nor CdTe is presently made on flexible substrates at performance levels near the state-of-the-art on glass. However, interest exists in CIS to develop flexible arrays, and progress is being made. Similar activity in CdTe is minimal due to the requirement for a glass superstrate. It remains to be seen whether the market and cost advantages claimed for roll-to-roll processing are valid.
After CIS and CdTe are established and 10% commercial modules are a reality, substantial privately funded research may be directed toward polycrystalline thinfilm multijunctions and toward semiconductors without toxicity and availability problems. R&D sponsored by the public sector may begin to address these opportunities in the next few years.
APPLICATIONS
Several PV systems have been installed worldwide using CdTe modules. GPI has mainly installed CdTe PV arrays for water pumping. Cumulatively, GPI has installed less than 100 kW in the United States and overseas. Two 25-kW CdTe installations have recently been deployed at China Lake, CA. The arrays were supplied by GPI and SCI (see Figure 3) . SCI has deployed two nominal 10-kW 
